

ACKNOWLEDGMENT

The author would like to thank B. Schmauss and M. Loeffler for performing the measurements, and the firm H. Hund GmbH, Wetzlar, Germany, for fabrication of the fiber bundle array.

REFERENCES

- [1] T. Itoh, "Application of gratings in a dielectric waveguide for leaky-wave antennas and band-reject filters," *IEEE Trans. Microwave Theory Tech.*, vol. MTT-25, pp. 1134-1138, 1977.
- [2] T. Itoh and F. J. Hsu, "Distributed Bragg reflector Gunn oscillators for dielectric millimeter-wave integrated circuits," *IEEE Trans. Microwave Theory Tech.*, vol. MTT-27, pp. 514-518, 1979.
- [3] B. S. Song and T. Itoh, "Distributed Bragg reflection dielectric waveguide oscillators," *IEEE Trans. Microwave Theory Tech.*, vol. MTT-27, pp. 1019-1022, 1979.
- [4] M. Matsumoto, M. Tsutsumi, and N. Kumagai, "Bragg reflection characteristics of millimeter waves in a periodically plasma-induced semiconductor waveguide," *IEEE Trans. Microwave Theory Tech.*, vol. MTT-34, pp. 406-411, 1986.
- [5] W. Platte, "Optical control of microwaves by LED-induced DBR structures in silicon coplanar waveguides," *Electron. Lett.*, vol. 25, pp. 177-179, 1989.
- [6] W. Platte, "Periodic-structure photoexcitation of a silicon coplanar waveguide for selective optoelectronic microwave control," *IEEE Trans. Microwave Theory Tech.*, vol. 38, pp. 638-646, May 1990.
- [7] G. L. Matthaei, L. Young, and E. M. T. Jones, *Microwave Filters, Impedance-Matching Networks, and Coupling Structures*. New York: McGraw-Hill, 1964.
- [8] W. Platte and B. Sauerer, "Optically CW-induced losses in semiconductor coplanar waveguides," *IEEE Trans. Microwave Theory Tech.*, vol. 37, pp. 139-149, 1989.
- [9] W. Platte, "Influence of charge carrier diffusion on the microwave performance of fiber-optically generated DBR filter structures," *Arch. Elek. Übertragung.*, vol. 44, pp. 282-290, 1990 (in German).
- [10] K. C. Gupta, R. Garg, and I. J. Bahl, *Microstrip Lines and Slotlines*. Norwood, MA: Artech House, 1979.
- [11] M. Loeffler, B. Schmauss, and W. Platte, Internal Rep. IHFT-DA 541, Univ. Erlangen-Nuernberg, Erlangen, Germany, 1989.
- [12] W. Platte, "Effective photoconductivity and plasma depth in optically quasi-CW controlled microwave switching devices," *Proc. Inst. Elec. Eng.*, pt. J, vol. 135, pp. 251-254, 1988.
- [13] W. Platte, "Fiber-optically induced DBR microwave filter structures with optimized reflection and selectivity characteristics," *Arch. Elek. Übertragung.*, vol. 44, pp. 291-296, 1990 (in German).

Determination of Intrinsic FET Parameters Using Circuit Partitioning Approach

Hans-Olof Vickes

Abstract —A technique useful in extracting intrinsic parameters for a compound semiconductor FET is presented. The technique makes use of a method provided by Dambrine *et al.* [8]. A modified active circuit that accounts for charge accumulation in the conducting channel is presented. The model has the further advantage of using control voltage modeling in agreement with the Curtice convention for large-signal

Manuscript received August 23, 1989; revised July 31, 1990. This work was supported by the National Board for Technical Development (STU).

The author was with the Division of Network Theory, Chalmers University of Technology, S-412 96, Gothenburg, Sweden. He is now with the Aerospace Division, Ericsson Radar Electronics AB, R/ST S-43184 Mölndal, Sweden.

IEEE Log Number 9041090.




Fig. 1. Active FET model with control voltage modeled over the total $C_{gs}-R_i$ combination (after Curtice [10]). The current source is modeled with a linear transconductance, g_m , and an associated transit time delay, τ .

analysis. The equations are presented for each active element as a function of the intrinsic y parameters. Measurements verify the parameter extraction technique with the circuit topology used and show good results.

I. INTRODUCTION

A physically based small-signal equivalent circuit of a field-effect transistor is very useful in the development of new circuit design guidelines for both microwave and digital GaAs integrated circuits. Such a model is usually obtained by optimizing the component values to closely fit the small-signal microwave scattering parameters for the device in question. However, this circuit parameter determination technique is old-fashioned and is not advisable because it has several drawbacks:

- i) The unduly large number of variables for the optimization algorithm (likelihood of stopping at a local minimum).
- ii) Several resulting element values become dependent upon optimization.

Thus, using this technique we can obtain a physically invalid circuit [1].

To overcome these difficulties appropriate decomposition schemes should be considered. Important contributions with special relevance to microwave decomposition can be found in [2]-[8]. The method developed by Dambrine *et al.* [8] seems to be the most powerful measurement technique yet described.

The objective of this paper is to exploit the above method of extraction of the intrinsic y parameters for a better understanding of the high-frequency performance of compound semiconductor FET's. Thus, by using simple matrix manipulations, the intrinsic matrix is determined. Here we further develop and refine the intrinsic FET description. In addition, we use a symmetrical T network to model the coplanar waveguide with lower ground plane (CPWG) at the input and output terminals of the device in question. In this manner, we can show how an accurate FET equivalent circuit topology is used to generate high-frequency equivalent circuits for compound semiconductor FET's.

II. ANALYSIS

The measurement technique of the extrinsic elements constitutes a key point in the paper by Dambrine *et al.* [8] and is clearly explained. Therefore, in this paper we focus on the intrinsic FET description. To examine the small-signal intrinsic y parameters of compound semiconductor FET's, we use the

TABLE I
CPWG MODELED AS A SYMMETRICAL T NETWORK

| $\epsilon_r = 13$ | Physical Layout Parameters (μm) | | | Equivalent Circuit Components | | | | Relative Error |
|-------------------|---|-----|-----|-------------------------------|---------|---------|---------|---------------------|
| | W | G | L | L_G | C_G | L_D | C_D | |
| Input | 60 | 60 | 50 | 0.02446 | 0.00876 | | | 10^{-5} |
| Output | 20 | 80 | 80 | | | 0.05724 | 0.00876 | $3.2 \cdot 10^{-7}$ |




Fig. 2. Complete equivalent circuit with coplanar transmission lines at input and output.

matrix manipulation scheme of their paper. These parameters were extracted from S -parameter data after removal of parasitics through a method of successive z -to- y and y -to- z transformations.

The intrinsic part of a FET is shown in Fig. 1. The intrinsic device may be characterized by the y parameters, namely,

$$y_{11} = j\omega C_{gs} \frac{1 + j\omega\tau_1}{1 + j\omega\tau_2} + j\omega C_{ds} \quad (1)$$

$$y_{12} = -j\omega C_{ds} + \frac{\omega^2 C_{gs}\tau_1}{1 + j\omega\tau_2} \quad (2)$$

$$y_{21} = g_m e^{-j\omega\tau} + y_{12} \quad (3)$$

$$y_{22} = \frac{1}{R_{ds}} + j\omega(C_{ds} + C_{dg} + C_{dc}) + \frac{\omega^2 \tau_1 C_{dc}}{1 + j\omega\tau_2} \quad (4)$$

where

$$\tau_1 = R_i C_{dc}$$

$$\tau_2 = R_i(C_{gs} + C_{dc}).$$

Notice that the active FET model in Fig. 1 differs from the model used by [8]. Here we added a capacitance, C_{dc} , and changed the drain-source current to be controlled by the voltage across C_{gs} and R_i , not just C_{gs} alone. This change in the small-signal circuit can be justified by the following:

- The internal feedback capacitance, C_{dc} , physically results from a nonuniform free charge density in the conducting channel for both GaAs MESFET's [9] and MODFET's. In addition, C_{dc} causes the reverse transfer conductance (i.e., $\text{Re}(y_{12})$) to have a positive sign and a square-law frequency dependence. This improves modeled data to more closely fit experimental S_{12} data at higher frequencies.
- Modeling of the control voltage across C_{gs} and R_i is the convention used by Curtice in large-signal modeling. This forces the time delay factor, τ , to account for all delay effects under the gate and permits the value of R_i to be based upon input loss [10].

The concept of an equivalent circuit representation is an abstraction and a simplification of a physical device. It provides, however, a way to describe the electrical behavior of the circuit in a proper way. At the same time it is important to keep the




Fig. 3. Smith chart display of two-port S parameters of a MODFET with a mushroom gate $0.25 \mu\text{m}$. Frequency start at $f = 2 \text{ GHz}$ and sampled every 4 GHz up to 22 GHz . \times simulations; \circ measurements.

complexity of the equations on a level that is manageable. Once the equivalent circuit is decided upon, no additional simplification should be introduced. It has been shown in [12] and [14] how low-frequency approximations can result in erroneous results for high-frequency applications.

III. PARAMETER EXTRACTION

By following the matrix manipulation scheme, it is possible to extract the intrinsic circuit elements. They are related to the active y parameters given above in (1)–(4). There are eight element values and eight data values (real and imaginary parts of y_{ij} at each frequency point of interest), so the circuit is fully determined. The relations are

$$C_{gs} = \frac{1}{\omega} \cdot \frac{|\text{Im}(y_{11} + y_{12})|^2}{\text{Im}(y_{11} + y_{12})} \quad (5)$$

$$R_i = \frac{1}{\omega C_{gs}} \cdot \frac{\text{Re } y_{11}}{\text{Im}(y_{11} + y_{12})} \quad (6)$$

$$C_{dc} = C_{gs} \cdot \frac{\text{Re } y_{12}}{\text{Re } y_{11}} \quad (7)$$

$$C_{dg} = -\frac{\text{Im } y_{12}}{\omega} - \frac{\omega^2 \tau_1 \tau_2}{1 + (\omega \tau_2)^2} C_{gs} \quad (8)$$

$$C_{ds} = \frac{\text{Im } (y_{22})}{\omega} - C_{dg} - C_{dc} \left(1 - \frac{\omega^2 \tau_1 \tau_2}{1 + (\omega \tau_2)^2} \right) \quad (9)$$

$$\tau = \frac{1}{\omega} \cdot \tan^{-1} \left(\frac{\text{Im } (y_{12} - y_{21})}{\text{Re } (y_{21} - y_{12})} \right) \quad (10)$$

$$R_{ds} = \frac{1}{\text{Re } y_{22}} \Big|_{\omega \rightarrow 0} \quad (11)$$

$$g_m = \text{Re } y_{21} \Big|_{\omega \rightarrow 0} \quad (12)$$

TABLE II
COMPARISON OF COMPONENT ACCURACY USING MODEL I AND MODEL II

| Component | Model I Accuracy | Model II Accuracy | Remarks |
|-----------------------|---------------------|----------------------|--|
| g_m, R_{ds} | good | good | Calculations should use $[S]_{f > 4 \text{ GHz}}$ |
| R_i, C_{gs}, C_{gd} | good | good | Model I overestimates this value |
| C_{ds} | poor | good | Unreliable value using model I (too low) |
| τ | poor | good | Model II calculations should use $[S]_{f > 4 \text{ GHz}}$ |
| C_{dc} | not included | good | Calculations should use $[S]_{f > 4 \text{ GHz}}$ |

where

$$\tau_1 = R_i C_{dc}$$

$$\tau_2 = R_i (C_{gs} + C_{dc}).$$

The linear transconductance, g_m , and the drain/source resistance, R_{ds} , may be expressed through the intrinsic low-frequency S parameters:

$$g_m = \frac{|S_{21}|}{Z_0(1 + |S_{22}|)} \quad (13)$$

$$R_{ds} = \frac{Z_0(1 + |S_{22}|)}{(1 - |S_{22}|)} \quad (14)$$

where Z_0 is the characteristic impedance of the measurement system. These are the only elements, within an intrinsic FET, that have simple relationships with the measured S parameters. The other six elements characterizing the active FET are determined conveniently by using the new equations (5)–(10). Note here that it is not advisable to use S parameters at frequencies that are too low. Extensive numerical simulations have shown that measured S parameters at lowest C band (4–8 GHz) are advisable. This is due to the fact that the magnitude of S_{11} is close to unity at low frequencies.

IV. MEASUREMENTS

The S parameters of a MODFET with a mushroom gate of $0.25 \mu\text{m}$ were measured with an HP 8510 network analyzer in the frequency range 125 MHz to 25.125 GHz. The input and output contacts were probed by coplanar wafer probes (Cascade).

The complete equivalent circuit consists of CPWG's at the input and output of the FET, corresponding to the actual pattern layout. The parasitic resistances and the intrinsic element part then form the complete equivalent circuit (see Fig. 2). The CPWG was modeled as a symmetrical T network and was fit to the actual frequency response of the physical layout. The commercial CAD program TOUCHSTONE was used for the optimization (see Table I). Nomenclature for the CPWG structure follows that of the TOUCHSTONE user's manual.

Measured and modeled results are shown in Fig. 3. Modeled parameters were determined to

$$R_g = 7.7 [\Omega] \quad R_s = 1.0 [\Omega] \quad R_d = 4.2 [\Omega]$$

$$R_i = 5.3 [\Omega] \quad R_{ds} = 440.3 [\Omega] \quad g_m = 36.4 [\text{mS}]$$

$$C_{gs} = 0.082 [\text{pF}] \quad C_{dc} = 7.4 [\text{fF}] \quad C_{dg} = 13.5 [\text{fF}],$$

$$C_{ds} = 12.1 [\text{fF}] \quad \tau = 2.0 [\text{ps}].$$

V. ACCURACY CONSIDERATION

By using the two intrinsic circuits, it is advisable to compare the accuracy of the extracted parameters. Model I refers to the circuit used by Dambrine *et al.* [8]. Model II is the modified circuit. The preceding partitioning procedure of extrinsic elements is assumed. Remarks in Table II are general and are based on extensive numerical examinations.

VI. DISCUSSION AND CONCLUSION

A modified circuit characterizing the intrinsic or active part of a compound FET has been presented. A particular feedback capacitor and its associated capacitance, C_{dc} , was added to the previous circuit. Recently, Khatibzadeh and Trew [9] reported in a rigorous and powerful manner an analytic calculation of this capacitance. Here, for the first time, its relation to two-port parameters is given. In [11] and [12] it is shown that this capacitance has a significant influence on the high-frequency performance of compound FET's.

A comparison between calculated and experimental results shows the main difference in S_{12} performance [8]. This can be related to the fact that $\text{Re}(y_{12}) = 0$ for model I. In model II, $\text{Re}(y_{12}) \sim f^2$. Experimental results confirm this particular frequency behavior. Hence, a closer fit between modeled and experimental S_{12} is obtained. The control voltage is shifted to a series connection of $R_i - C_{gs}$. That is the Curtice convention [10]. Whether the control voltage is taken over the $R_i - C_{gs}$ combination or just C_{gs} alone has among microwave engineers been considered a minor problem. However, it was first pointed out in [13] that the different control voltage modeling resulted in different power gain characteristics at high frequencies.

When a circuit model is used to represent a transmission line, a characteristic impedance is developed which is repeated at comparable points (such as the ends of T or π sections). Here, both types of sections can accurately model the CPWG structure because it has a very short physical length compared with the wavelength. Unsymmetrical sections (inclusion of additional pad capacitors) should be considered in the general case; this is related to the physical layout of the device.

In Table II we put special emphasis on the fact that parameter extraction calculations should use measured S parameters at lowest C band (4–8 GHz). This is related to the fact that $|S_{11}| \rightarrow 1$ for low frequencies. To increase accuracy and obtain consistent values it has been found that the magnitude of S_{11} should be closer to 0.9 than to unity. This is usually the case at C band.

ACKNOWLEDGMENT

The author would like to thank Dr. H. Zirath in the Department of Applied Electrophysics, Chalmers University of Technology, Sweden, for providing access to measured sets of S parameters.

REFERENCES

- [1] R. L. Vaikus, "Uncertainty in the values of GaAs MESFET equivalent elements extracted from measured two-port scattering parameters," in *Proc. IEEE/Cornell Conf. High-Speed Semiconductor Devices and Circuits*, 1983, pp. 301-308.
- [2] C. Tsironis and R. Meierer, "Microwave wide-band of GaAs dual-gate MESFET's," *IEEE Trans. Microwave Theory Tech.*, vol. MTT-30, pp. 243-251, Mar. 1982.
- [3] H. Kondoh, "An accurate FET modelling from measured S-parameters," in *IEEE MTT-S Int. Microwave Symp. Dig.* (Baltimore, MD), 1986, pp. 377-380.
- [4] J. W. Bandler, S. H. Chen, and S. Daijavad, "Microwave device modeling using efficient ℓ_1 optimization: A novel approach," *IEEE Trans. Microwave Theory Tech.*, vol. MTT-34, pp. 1282-1293, Dec. 1986.
- [5] J. W. Bandler and Q.-J. Zhang, "An automatic decomposition approach to optimization of large microwave systems," *IEEE Trans. Microwave Theory Tech.*, vol. MTT-35, pp. 1231-1239, Dec. 1987.
- [6] J. W. Bandler and S. H. Chen, "Circuit optimization: The state of the art," *IEEE Trans. Microwave Theory Tech.*, vol. 36, pp. 424-443, Feb. 1988.
- [7] J. W. Bandler, S. H. Chen, S. Daijavad, and K. Madsen, "Efficient optimization with integrated gradient approximations," *IEEE Trans. Microwave Theory Tech.*, vol. 36, pp. 444-455, Feb. 1988.
- [8] G. Dambrine, A. Cappy, F. Helidore, and E. Playez, "A new method for determining the FET small-signal equivalent circuit," *IEEE Trans. Microwave Theory Tech.*, vol. 36, pp. 1151-1159, July 1988.
- [9] M. A. Khatibzadeh and R. J. Trew, "A large-signal, analytical model for the GaAs MESFET," *IEEE Trans. Microwave Theory Tech.*, vol. 36, pp. 231-238, Feb. 1988.
- [10] W. R. Curtice and R. L. Camisa, "Self-consistent GaAs models for amplifier design and device diagnostics," *IEEE Trans. Microwave Theory Tech.*, MTT-32, pp. 1573-1578, Dec. 1984.
- [11] M. B. Steer and R. J. Trew, "High-frequency limits of millimeter wave transistors," *IEEE Electron Device Lett.*, vol. EDL-7, pp. 640-642, 1986.
- [12] H.-O. Vickes, "Note on unilateral power gain as applied to submicrometer transistors," *Electron. Lett.*, vol. 24, pp. 1503-1505, 1988.
- [13] H.-O. Vickes, "Comparison of the gain and frequency performance of compound field-effect transistors," Division of Network Theory Tech. Rep. TR 8805, Chalmers University of Technology, Gothenburg, Sweden, Dec. 1988.
- [14] R. J. Trew, "Equivalent circuits for high frequency transistors," in *Proc. IEEE/Cornell Conf. Advanced Concepts in High-Speed Semiconductor Devices and Circuits*, 1987, pp. 199-208.

D-Band Subharmonic Mixer with Silicon Planar Doped Barrier Diodes

Ulrich Gütlich, Karl M. Strohm, and Friedrich Schäffler

Abstract—A subharmonically pumped mixer for RF frequencies in the D-band range has been realized applying silicon planar doped barrier (PDB) diodes grown by molecular beam epitaxy (MBE). Excellent RF performance data have been achieved with a finline/microstrip mixer design.

Manuscript received May 17, 1990; revised August 7, 1990. This work was supported by the Ministry of Research and Technology of the Federal Republic of Germany under Contract NT 2769CO.

U. Gütlich is with Telefunken Systemtechnik, Sedanstrasse 10, D-7900 Ulm, Germany.

K. M. Strohm and F. Schäffler are with Daimler-Benz Research Center, Wilhelm-Runge-Strasse 11, D-7900 Ulm, Germany.

IEEE Log Number 9041083.




Fig. 1. Schematic cross section of PDB diode with active layer sequence and ohmic contacts.

I. INTRODUCTION

Subharmonically pumped integrated mixers (SHM's) offer many advantages over conventional down-converters, particularly at elevated RF frequencies, where local oscillator pump power and phase noise requirements are difficult to attain. SHM's realized as a finline or microstrip configuration [1], [2] have demonstrated conversion loss and noise comparable to the best fundamental balanced mixers up to 100 GHz. However, Schottky diode pairs conventionally applied in SHM's have to be matched very carefully to minimize loop inductance effects [3]. This problem can be overcome by employing planar doped barrier (PDB) diodes [4], the symmetric $I-V$ characteristic of which is an inherent property of the device and not the result of matching two separate antiparallel diodes. In addition, the required LO pump power can be reduced by lowering the barrier height of the device to a value much smaller than that of a Schottky diode. Furthermore, designing the mixer circuit is simplified since only one device, instead of two antiparallel connected diodes, is involved. The advent of molecular beam epitaxial (MBE) growth techniques now has enabled silicon PDB structures ($n^+ - i - p^+ - i - n^+$) to be grown for applications up to 140 GHz.

II. DIODE PROCESSING AND DC CHARACTERISTICS

The PDB diodes are fabricated on high-resistivity silicon substrates (p-type, resistivity $> 3000 \Omega \cdot \text{cm}$) in a coplanar configuration. First, oxide windows are defined and highly doped n^+ buried regions are established using an As double implantation and diffusion process (sheet resistance $< 7 \Omega$ per square, carrier concentration $> 10^{20} \text{ cm}^{-3}$). The doping profile is realized by silicon MBE growth. The PDB is a majority carrier device structure with an extremely thin and fully depleted p^+ acceptor layer to form a triangular potential profile of predetermined shape and height. For a subharmonic mixer, a symmetric $I-V$ characteristic is required and therefore the acceptor p^+ layer has to be positioned in the center of the undoped intrinsic region (Fig. 1). The design of the doping profile is calculated using formulas reported in [5]. The epitaxial process is performed in an ATOMIKA Si-MBE machine described in detail elsewhere [6]. Growth commences with a highly n-doped (Sb, typically $> 2 \cdot 10^{18} \text{ cm}^{-3}$) buffer layer of about 20 nm thickness. The barrier structure itself consists of a p-type doping spike of 10 to 20 nm thickness between two equally wide, nominally undoped layers. Gallium evaporated from a conventional effusion cell is used as spike acceptor material. Doping by secondary implantation is employed to achieve the required doping levels and abruptness. A 0.2- μm -thick n^+ top layer used for the